Field Programmable Gate Arrays (FPGAs) and Field Programmable Analog Arrays (FPAAs) are devices used in applications where real time is considered the main feature. In this paper some important new trends in the field of analog devices are presented. Starting with a short presentation of the technology followed by a few examples of implemented applications, the paper ends up with two new ideas, mixed signal architecture and evolvable hardware. In summary, this new field of FPAA reprogrammable devices appears as a new challenge when dealing with real-time control.
Introduction
Since the idea of combining the advantages of both digital and analogue circuits into one chip, an important number of prototypes and applications can be met. With the increasing degree of configurability, new concepts like evolvable hardware and mixed reconfigurable analog-digital architectures appear. This paper focuses on analog devices applications. In section 2, a brief presentation of the FPAA's inner architecture, technology and nowadays manufacturers are presented. Section 3 will resume some relevant works concerning FPAA based applications. The paper will conclude in section 4, with the author's point of view concerning the real and future impact for this new technology.
FPAA devices and the existing technologies
A field-programmable analog array (FPAA) is an integrated circuit which can be configured to implement various analog functions. The most important elements in a FPAA are the Configurable Analogue Blocks (CAB) which manipulate the signals and the interconnecting routing network. The analogue functions to be implemented are defined by a set of configuration bits loaded into an on-board shift register. The analogue blocks have pa- rameters that can be programmed to accommodate the application. Moreover, the routing network has programmable switching facilities to connect the signals and the blocks. A conceptual FPAA is shown in figure 1 a) . Each CAB can implement a number of analog signal processing functions such as amplification, integration, differentiation, addition, subtraction, multiplication, comparison, log, and exponential. The interconnection network routes the signals from one CAB to another, and to and from the I/O blocks. The structure of the CAB's components depends on the technologies used. FPAAs are designed in both continuous-time and discrete-time domains. A discrete-time FPAA 3 is designed with switched-capacitor or switched-current technology. Switch capacitor technology is shown in the figure 1 b). The idea is to obtain a variable resistance using a different frequency for commutation of the interrupter. The advantages of this technology can be appreciated in terms of programmability and insensitivity to resistance in programming switches. For these reasons the switch capacitor approach was chosen over other technologies such as mosfet 4 , transconductance 7 . A continuous-time FPAA, is usually designed using transconductor technology. The basic cell consists of an op-amp and programmable capacitors linked by a transconductor-based array. These devices have advantages in terms of bandwidth, but have narrow programming range for their parameters. It seems obvious that the ICs should integrate as many cells as possible. A very fine grain architecture is not desired because the numerous switches will cause a significant signal degradation 1 . Therefore manufacturers arrived at the compromise of a 4x5 CABs matrix which users can configure and interconnect. The table 1 resumes the technologies used in building the basic cell and provides a list of bandwidths for some of the FPAAs.
Nowadays, commercially available FPAAs include AN10E40 designed by Anadigm and TRAC020 FPAA from Zetex Semiconductors. The differ- ence between two manufacturers mainly consists in the internal structure of the basic cell: discrete-time domain (Anadigm) and continuous-time based technology (Zetex) which increases the bandwidth to 4MHz. Moreover, in the case of TRAC, the cells are placed in two parallel row configuration, the output of one cell goes to the inputs of the following two cells as well as to an external pin. Meanwhile, in case of AN10E40 we meet a 4x5 matrix architecture, where a cell can interconnect with its 8 neighbors and an I/O interface.
FPAA based applications
When talking about the functionality of these devices we have to consider that the natural way of treating the signal is analog. The work of Christian Birk 2 presents an evaluation of electronic filters implemented by using FPAA devices. The advantage of the FPAA implementation consists not only in the variety of the possible circuits which can be implemented onchip but also the accuracy of its operation confirmed by the measurements presented in this approach. We should also mention the applications developed by Palusinski 6 in simulation, control and circuit design for laboratories. The use of the FPAA devices were chosen due to their functionality and rapid prototyping characteristic. In conclusion, the performances achieved demonstrate that the analog devices are a viable target for control implementation. Pierzchala 7 proposes a novel approach for the realization of fuzzy and multi-valued logic (mvl) circuits. The functionality of an individual cell like: summing of input signals, multiplication of two signals (squaring of one signal or multiplication of two independent signals) made possible the implementation of various logics.
One of the first FPAA developed had as target the implementation of a neural network. The functions required to implement most neural networks are addition, threshold operation and coefficient multiplication. In order to implement these functions in CMOS technology, Lee and Gulak 4 proposed an analog array based on the subthreshold technique. First, a set of macromodels for the circuits were developed. These models were then used in simulation of the neural network. Based on the prototype and simulation results, their paper concludes with the idea that the FPAA concept appears to be a promising candidate for neural network applications.
Analog processing can be an attractive alternative to digital processing for low-level vision algorithms in which the accuracy requirement is low and a large amount of data must be rapidly processed. The inherent drawback of analog processing was, until now, the lack of programmability. Martin 5 proposed a prototype for a programmable mixed array processor which combines the programmability of a digital processor with the low power of an analog circuit. An edge detection algorithm have been implemented.
New trends
Devices like FPGAs and FPAAs will become the buildings blocks for the forthcoming class of hardware. A mixed signal technology as well as evolution on hardware can be considered new trends in this domain.
Reiser and Warecki 8 proposed a dynamically reconfigurable mixedsignal circuit using the technology of Field Programmable Analog Array(FPAA) combined with existing well known technology of FPGAs. Their architecture takes advantage of performance and programmability of two FPAAs for filtering analogue signals controlled by a digital system. One FPAA can filter the analog input signal while the other is in a stand-by mode ready to be reprogrammed under the control of the digital system. In conclusion, this work presents an architecture suitable for research of behavior modelling of mixed signal systems and experimental verification.
Reconfigurable systems based on FPGAs and FPAAs offer the ability to adapt the hardware in real-time to the changing requirements of the system and its environment. The automatic reconfiguration potentially can be driven by Evolutionary Computation namely Genetic Algorithms. Satini and Zebulum 9 proposed a new model of reconfigurable analog circuit. This analog platform is based on multiplexors/demultiplexors, in order to facilitate its binary representation. The circuit is divided into three parts: discrete components, analogue multiplexors and analogue buss. The discrete part contains components from low level building blocks like transistors, resistors, capacitors to higher level such as op-amp, comparators etc. Each component is connected to a certain line of the analogue bus through an analogue multiplexer. The connection is made depending on a chromosome bit generated by the computer that selects each multiplexer. The propose of this new approach is to implement a more flexible, generic and scalable analog reconfigurable circuit. The platform described was developed to intrinsically evolve a analog circuit, without the need of simulators.
Conclusions
In summary, we have to take into consideration that FPAAs represent a new field to implement real time applications, based on the earliest ideas of FPGA digital devices. As a main feature, FPAAs facilitate rapid and reliable prototyping of analogue systems. It is important to mention the low cost and the increasing number of prototypes and commercial products. In the last section, applications implemented using Field Programmable Analog Arrays have been presented. In this context the hardware used can be divided into two categories: either commercially available or some tested prototypes, specific to the applications. In conclusion we can say that by using reconfigurable devices, we are facing a new challenge in the field of analog signal processing, a field which will be a perfect complement for digital reprogrammable devices.
